What's new
Warez.Ge

This is a sample guest message. Register a free account today to become a member! Once signed in, you'll be able to participate on this site by adding your own topics and posts, as well as connect with other members through your own private inbox!

Completion Detection in Asynchronous Circuits Toward Solution of Clock-Related Design Challenges

voska89

Moderator
Staff member
6a560ef2f4a37ff63563d5e5829926f0.jpeg

English | 2022 | ISBN: 3031183967 | 129 pages | True PDF EPUB | 21.18 MB
This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits.

Recommend Download Link Hight Speed | Please Say Thanks Keep Topic Live
Links are Interchangeable - No Password - Single Extraction
 

Users who are viewing this thread

Back
Top